View PI49FCT32806SE_1295823.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321 21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI49FCT32806
3.3V, 2 x 1:5 CMOS Clock Driver
Features
* * * * * * * * * Low output skew: <270ps Switching frequency of 133 MHz Fast output rise/fall time <1.5ns Low propagation delay <3.0ns Low input capacitance <6.0pF Balanced CMOS outputs Industrial Temperature: -40C to +85C 3.3V 10% operation Packaging (Pb-free & Green available): - 20-pin 300-mil wide SOIC (S) - 20-pin 150-mil wide QSOP (Q) - 20-pin 209-mil wide SSOP (H)
Description
Pericom Semiconductor's PI49FCT32806 are inverting drivers. The outputs are configured into 2 groups of 1-in, 5-out with independent output enable. Group B has an extra MON output. Excellent output signals to power and ground ratio minimize power and ground noise, and also improves output performance. PI49FCT32806 integrate series damping resistors on all outputs.
Block Diagram
OEA 5 INA OA0-4
Pin Configuration
VCCA OA0 OA1 OA2
5
GNDA
OB0-4
INB OEB
OA3 OA4 GNDQ OEA
MON
INA
1 2 3 4 20-Pin 5 H,Q,S 6 7 8 9 10
20 19 18 17 16 15 14 13 12 11
VCCB OB0 OB1 OB2 GNDB OB3 OB4 MON OEB INB
Pin Description
Pin Name OEA, OEB INA, INB OAN, OBN MON GND VCC Description Hi-Z State Output Enable Inputs (Active LOW) Clock Inputs Clock Outputs Monitor Output Ground Power
Truth Table(1)
Inputs OEA, OEB L L H H INA, INB L H L H Outputs OAN, OBN MON H H L L Z H Z L
Note: 1. H = High Voltage Level Z = High Impedance L = Low Voltage Level
1
PS8495A 09/28/04
PI49FCT32806 3.3V, 2 x 1:5 CMOS Clock Driver
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321 21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
Capacitance (TA = 25C, f = 1 MHz)
Parameters(1) CIN COUT Description
Test Conditions VIN = 0V VOUT = 0V
Typ 3.0 -
Max. 4 6
Units pF pF
Input Capacitance Output Capacitance
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ............................................................ -65C to +150C Ambient Temperature with Power Applied ........................... -40C to +85C Supply Voltage to Ground Potential (Inputs & Vcc Only) ...... -0.5V to +4.6V Supply Voltage to Ground Potential (Outputs & I/O Only) .... -0.5V to +4.6V DC Input Voltage .................................................................... -0.5V to +4.6V DC Output Current .............................................................................. 120mA Power Dissipation ................................................................................. 0.5W Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
Operating Range
Ambient Temperature = -40C to +85C, VCC = 3.3V 0.3V
DC Electrical Characteristics (Over the Operating Range)
Symbol VO H De s cription VC C = min. VIN = VIL or VIH Output high voltage Output low voltage VC C = min. VIN = VIL or VIH Input high voltage Input low voltage Input high current Input low current High impedance output current Clamp diode voltage Output HIGH(4) current Output LOW(4) current Short circuit(5) current Internal series resistor Te s t Conditions (1) IO H = -8mA M in. 2 . 4 (3 ) Typ.(2) 3.0 M ax. - Units
VO L
IOL = 12mA LOW logic HIGH logic VC C = 3.6V, VIN = 3.6V VC C = 3.6V, VIN = 0V VC C = 3.6V all outputs disabled VC C = min., IIN = -18mA VO UT = 1.5V, VIN = VILor VIH VC C = 3.3V VO UT = 1.5V, VIN = VILor VIH VC C = 3.3V VC C = max. VO UT = GND VO UT = VC C VO UT = GND
- 2.0 -0.5 - - - - - -25 25 -50
0.4 - - - - - - -0.7 -45 45 -100 22
0.5 Vcc- 0.2 0.8 1 -1 1 -1 -1.2 -80 90 -180
V
VIH VIL IIH IIL IO ZH IO ZL VIK IOH IOL IO S RS
A
V
mA
Ohm
(Please see page 3 for Notes.)
2
PS8495A
09/28/04
PI49FCT32806 3.3V, 2 x 1:5 CMOS Clock Driver
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321 21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
Notes: 1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at VCC = 3.3V, +25C ambient and maximum loading. 3. VOH = VCC - 0.6V at rated current. 4. This parameter is determined by device characterization but is not production tested. 5. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
Power Supply Characteristics
Parameters Description ICC DICC ICCD Quiescent Power Supply Current Supply Current per Inputs @ TTL HIGH Supply Current per Input per MHz(4) VCC = Max. VCC = Max. VCC = Max., Outputs Open OEA or OEB = GND Per Output Toggling 50% Duty Cycle VCC = Max., Outputs Open fO = 10 MHZ 50% Duty Cycle OEA or OEB = GND Mon. Outputs Toggling VCC = Max., Outputs Open fO = 2.5 MHZ 50% Duty Cycle OEA or OEB = GND Eleven Outputs Toggling Test Conditions(1) VIN = GND or VCC VIN = VCC - 0.6V(3) VIN = VCC VIN = GND Min. -- -- -- Typ(2) 3 15.0 0.08 Max. 30 300 0.16 Units A A mA/ MHZ
IC
VIN = VCC VIN = GND VIN = VCC - 0.6V VIN = GND VIN = VCC VIN = GND VIN = VCC - 0.6V VIN = GND
-- --
3.3 3.3
9.0(5) 10.0(5) mA
-- --
1.8 1.8
6.0
(5)
7.0(5)
Notes: 1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device. 2. Typical values are at VCC = 3.3V, +25C ambient. 3. Per TTL driven input (VIN = VCC - 0.6V); all other inputs at VCC or GND. 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations. 5. Values for these conditions are examples of the IC formula. These limits are guaranteed but not tested. 6. IC = IQUIESCENT + IINPUTS + IDYNAMIC IC = ICC + ICC DHNT + ICCD (fONO) ICC = Quiescent Current ICC = Power Supply Current for a TTL High Input (VIN = VCC - 0.6V) DH = Duty Cycle for TTL Inputs High NT = Number of TTL Inputs at DH ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL) fO = Output Frequency NO = Number of Outputs at fO All currents are in milliamps and all frequencies are in megahertz.
3
PS8495A
09/28/04
PI49FCT32806 3.3V, 2 x 1:5 CMOS Clock Driver
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321 21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
Switching Characteristics over Operating Range
Symbol De s cription Propagation Delay A to Bn(4) Rise/Fall Time(2) 0.5V - 2.0V Pulse Skew(2) Output Skew(2) Condition 15pF M ax.(2) Units 3.0
Switch Position
Test Disable LOW Enable LOW Disable HIGH Enable HIGH All Other Inputs Switch 6V GND Open
tPLH tPHL tR/tF tS K (p) tS K (o) tS K (t)
15pF Same Output Same Package, Same Bank Same Device, Same Bank CL = 15pF CL = 15pF
1.5 0.7 0.27
ns
Definitions: CL = Load capacitance: includes jig and probe capacitance. RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.
Package Skew(2)
0.55 5.2 133 MHz
tZL, tZH, Enable/Disable tLZ, tHZ Time FM AX Input Frequency
Note: 1. Lumped load, CL = 15pF 2. These parameters are guaranteed by design 3. Minimum propagation delay of 1.5ns is guaranteed but not tested.
Tests Circuit for FIN >100 MHz(2)
Tests Circuit for Enable/Disable Time
+6.0V VCC
VCC
Pulse Generator f = 125MHz
RT
500
D.U.T.
CL= 15pF
Pulse Generator f = 10MHz RT
D.U.T. CL 15pF 500
RT = Termination resistance - should be equal to ZOUT of the pulse generator
4
PS8495A
09/28/04
PI49FCT32806 3.3V, 2 x 1:5 CMOS Clock Driver
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321 21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
Switching Waveforms
Propagation Delay
Output Skew - tSK(o)
3V
3V Input tPLHx Ox
tSK(o) tSK(o)
Input tPLH Output tPHL
1.5V 0V VOH 1.5V VOL
1.5V 0V tPHLx VOH 1.5V VOL VOH
Oy
1.5V tPLHy VOL tPHLy
Enable and Disable Times
Enable OE tPZL Output Normally Low Output Normally High Switch Closed tPZH Switch Open 1.5V 0V 0V 3.0V 1.5V 0.3V tPHZ 0.3V VOL VOH
Output
Disable
3V 1.5V 0V 3.0V
Input
tSK(o) = | tPLHy - tPLHx | or | tPHLy - tPHLx |
Pulse Skew - tSK(p)
3V 1.5V 0V tPLH tPHL VOH 1.5V VOL tSK(p) = | tPHL - tPLH |
tPLZ
Package Skew - tSK(t)
3V Input tPLH1 Package 1 Output
tSK(t) tSK(t)
1.5V 0V tPHL1 VOH 1.5V VOL VOH
Package 2 Output tPLH2
1.5V VOL tPHL2
tSK(t) = | tPLH2 - tPLH1 | or | tPHL2 - tPHL1 |
5
PS8495A
09/28/04
PI49FCT32806 3.3V, 2 x 1:5 CMOS Clock Driver
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321 21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
Packaging Mechanical: 20-Pin SOIC (S)
20
.2914 7.40 .2992 7.60 .010 .029 1 .496 12.60 .511 12.99 .0091 .0125 0.41 .016 1.27 .050 .0926 2.35 .1043 2.65 SEATING PLANE .394 .419 10.00 10.65 0.23 0.32 0.254 x 45 0.737
0-8
.020 0.508 REF .030 0.762
.050 BSC 1.27
.013 .020 0.33 0.51
.0040 .0118
0.10 0.30 X.XX DENOTES CONTROLLING X.XX DIMENSIONS IN MILLIMETERS
Packaging Mechanical: 20-Pin QSOP (Q)
20
.008 0.20 MIN.
.150 .157
3.81 3.99
Guage Plane
.008 .013 0.20 0.33
.010 0.254
1 .337 .344 8.56 8.74
Detail A
.016 .035 0.41 0.89
.041 1.04 REF
0-6
.058 REF 1.47
.053 .069
1.35 1.75 SEATING PLANE
.015 x 45 0.38
Detail A
.007 .010 .016 .050 0.41 1.27
0.178 0.254
.025 BSC 0.635
.004 0.101 .010 0.254 .008 0.203 .012 0.305
.228 .244 5.79 6.19
X.XX DENOTES DIMENSIONS X.XX IN MILLIMETERS
6
PS8495A
09/28/04
PI49FCT32806 3.3V, 2 x 1:5 CMOS Clock Driver
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321 21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
Packaging Mechanical: 20-Pin SSOP(H)
20
.197 .220
5.00 5.60
1 .272 .295 6.90 7.50 .078 2.00 Max SEATING PLANE .002 Min 0.050
.004 .009
0.09 0.25
0.55 .022 0.95 .037 .291 .322 7.40 8.20
.0256 BSC 0.65
.0098 Max. 0.25
X.XX DENOTES DIMENSIONS X.XX IN MILLIMETERS
Ordering Information
Ordering Code PI49FCT32806H PI49FCT32806HE PI49FCT32806Q PI49FCT32806QE PI49FCT32806S PI49FCT32806SE Package Code H H Q Q S S Package Type 20-pin 209-mil SSOP Pb-free & Green, 20-pin 209-mil SSOP 20-pin 150-mil QSOP Pb-free & Green, 20-pin 150-mil QSOP 20-pin 300-mil SOIC Pb-free & Green, 20-pin 300-mil SOIC
Notes: 1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
Pericom Semiconductor Corporation * 1-800-435-2336 * www.pericom.com
7
PS8495A 09/28/04

▲Up To Search▲

Price & Availability of PI49FCT32806SE

	To Download PI49FCT32806SE Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .